Demo: More Than Point Tools: RISC-V Solutions

on YouTube ↗11m

" summary

Synopsys presents a full RISC-V flow: formal model checking and assertion IP covering the ISA, dynamic verification with the Imperas FPM reference model (supporting 152 extensions and custom ops), Emperis DV co‑simulation plus Sting test generation and prebuilt test suites, Virtualizer virtual prototypes that hit 500 million instructions per second and boot Linux in about six seconds, HAPS FPGA prototyping and Zebu emulation, ARC5 processor IP families (ARC5 processor IP) and ASIP Designer with 12 example accelerator templates.

AI-written summary · about

" chapters (11)

1. 0:00Introduction and overview
2. 1:07Synopsys RISC-V solutions range
3. 2:12Formal verification tools
4. 2:53Dynamic verification models
5. 3:55Co-simulation environment
6. 5:00Test generation tools
7. 6:04Virtual prototyping
8. 7:51FPGA prototyping and emulation
9. 8:33RISC-V specific IP
10. 9:37Custom accelerator design
11. 10:21Summary and ecosystem support

" related talks

• 11mDriving SoC Innovation with Synopsys RISC-V SolutionsRich Collins · RISC-V Summit Europe 2024
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 21mThe New Verification Ecosystem that Supports RISC-V Verification fo...Lee Moore, John Sotiropoulos · RISC-V Summit 2022
• 18mRISC-V Spotlight: Improving RISC-V Quality with Verification Standards and Advanc...Simon Davidmann · RISC-V Summit 2022
• 14mKeynote: Solving the Conundrum of Custom InstructionsSimon Davidmann · RISC-V Summit North America 2023
• 09mBreaking the RISC-V Processor Customization Barrier with Formal VerificationSven Beyer · RISC-V Summit Europe 2024
• 20mRISC V Software State of the UnionRandy Allen · RISC-V Summit 2019
• 09mEnd-to-end flow to automatically generate and integrate RISC-V ISA extensionsMürmann · RISC-V Summit Europe 2024