Say Goodbye to Fear, Uncertainty, and Doubt: Innovate with Codasip Studio Fusion

on YouTube ↗17m

" summary

Codasip Studio Fusion pairs formally verified L110/L730 cores with a workflow for bounded customization that adds custom instructions without breaking formal verification. A demo on 40 nm with a small M0-sized core shows a >4x efficiency boost, >6x power reduction at 25 MHz, and inner-loop neural GMM acceleration up to 16x versus a baseline RISC‑V C implementation; an FFT benchmark uses ARM/CMSIS library ports and intrinsics to expose DSP extensions for L110, proving portability and compiler/library paths.

AI-written summary · about

" chapters (7)

1. 0:00Introduction to disruptors
2. 1:04Demo of core customization
3. 3:12Removing fear uncertainty and doubt
4. 4:14Bounded customization explained
5. 7:45Software abstraction with libraries
6. 11:23Balancing innovation and risk
7. 12:06Q&A session

" related talks

• 11mRISC-V customization, HW/SW co-optimization, and custom computeBrett Cline · RISC-V Summit Europe 2023
• 11mDemo: Catapult Studio for Imagination RISC-V CPUsSimon Harvey · RISC-V Summit North America 2023
• 11mDemo: Accelerating SW Development and Validation of RISC-V Based DesignsKamal Desai · RISC-V Summit North America 2023
• 10mRISC-V Virtual Platforms for Early RISC-V Embedded Software DevelopmentKevin McDermott, Lee Moore, Hugh O’Keeffe · 8th RISC-V Workshop Barcelona 2018
• 15mA Pre-silicon Development & Analysis for SOAFEE to Accelerate Product DevelopmentUnmesh Dutta Bordoloi, Leonard Drucker, Arvind Raghuraman · SOAFEE Virtual Symposium 2022
• 46mSoftware Development Tools for IoTSergey Kiselev · Global IoT DevFest 2017
• 11mGetting Started with the Free ISS for the OpenHW CORE-V IP RoadmapKat Hsu · RISC-V Forum: Embedded Technologies 2021
• 42mPanel: RISC-V in Education and Training: Successes and GapsStefan Wallentowitz, Sarah Harris, Ray Simar, Keith Graham, Jenn Winikus · RISC-V Summit 2022