RISC-V LLVM State of the Union
Talkat RISC-V Summit North America 2024 · on Wednesday, 2024-10-23· at 11:50· Grand Ballroom G (Level 1)·
summary
Status update on RISC-V LLVM: LLVM supports the mandatory RV64G/23 extensions, has growing contributor diversity, and runs a CI-backed test farm using QEMU builders to validate extensions before hardware. Slides report benchmark comparisons benchmarks vs GCC showing GCC often wins but LLVM vectorization and code-size improvements are closing gaps. Practical tooling includes experimental extensions flag for early upstreaming and CI and tracking metrics for regressions; function multiversioning and microarch scheduling are next priorities.
AI-written summary · about
chapters (7)
- 0:00Introduction to RISC-V LLVM
- 1:41Development and ecosystem
- 3:38Upstreaming and extensions
- 6:45Testing and performance
- 8:59Benchmarking results
- 13:53Recent technical updates
- 15:32Getting involved and future
related talks
24mRISC V LLVM: Towards A Production-Ready LLVM-Based Toolchain
16mImprovements to RISC-V Vector code generation in LLVM
20mRISC V Software State of the Union
28mLLVM for RISCV
21mOpen Source Compiler Tool Chains for RISC V Past, Present and Future
17mMaking LLVM RISC-V Compiler More Performant for Everyone
21mProduction ready RISC V Support in LLVM Clang 9
19mThe RISC-V Software Ecosystem: Primed for the Latest ISA Extensions
