Demo: XuanTie RISC-V Hardware and Software Full-stack Technology

on YouTube ↗14m

" summary

Demonstrates XuanTie (Shen) full-stack IP: C-series C920/C930 application cores, R98 real-time automotive core, and E-series microcontroller, plus tooling that autogenerates compiler, ISA simulator and profilers from a customer-defined DSA. Claims AI stack optimizations for TensorFlow/PyTorch/Caffe with SHL runtime yielding up to 7x edge and up to 17.5x large-model speedups, and a C930 delivering over 15 SPECint2006 per GHz single-core. Adds hypervisor and scalable IOMMU two-stage translation, and a confidential computing bundle: domain manager, memory encryption engine, and memory-tracking table.

AI-written summary · about

" chapters (8)

1. 0:00Introduction to XuanTie RISC-V
2. 1:46Key challenges for RISC-V
3. 3:50ShenTie’s solutions overview
4. 4:36Shen DSA integration solution
5. 6:49AI acceleration with vectorization
6. 8:15Virtualization and security solutions
7. 10:48Shen CPU lineup overview
8. 12:36Future of RISC-V and closing

" related talks

• 13mKeynote: Taking RISC-V Intelligence EverywhereCharlie Su · RISC-V Summit North America 2023
• 01h 16mOpening KeynoteGeorge Grey · Linaro Connect Hong Kong 2018
• 19mAccelerating Edge AI with the Help of RISC-VFlorian Zaruba · RISC-V Summit North America 2023
• 53mPoster / Demo PreviewsSamuel Steffl · 7th RISC-V Workshop 2017
• 10mAvoiding Amdahl's Law RISC-V Architecture Exploration for AI & ML ComputeSimon Davidmann · RISC-V Summit 2019
• 24mIndustrial Strength High Performance RISC V Processors For Energy Efficient ComputingDavid Ditzel · 7th RISC-V Workshop 2017
• 10mLightning Talk: Software Development for ML and RISC-V Vector Acceler...Simon Davidmann, Lee Moore · RISC-V Forum: Vector & Machine Learning 2021
• 17mRISC-V is Ready for Powering the Era of Intelligent General ComputingCharlie Su · RISC-V Summit North America 2025