Sail RISC-V: Status and Future Challenges

on YouTube ↗20m

" summary

Sail is the RISC‑V golden model language with RV32/RV64 core, Vector and many Z extensions implemented, and a proof‑of‑concept for runtime configurability (no recompiles) built using JSON key/value configs. A module system exists to include or exclude extensions; hypervisor support is still missing and is hard because it touches CSRs and instructions. Tools produce an ISS, SystemVerilog translation, Asciidoctor docs, and a plan for native Sail floating‑point to replace C libs; 18 active contributors and a backlog of PR reviews remain.

AI-written summary · about

" chapters (6)

1. 0:00Introduction and golden model
2. 2:46Understanding the Sail language
3. 5:02Sail architecture and status
4. 11:21Project goals and documentation
5. 13:54Model configurability
6. 17:42Memory ordering and conclusion

" related talks

• 59mTutorial: High Level Sail OverviewBill McSpadden · RISC-V Summit 2022
• 02h 49mA Tour of the RISC V ISA Formal SpecificationRishiyur Nikhil · RISC-V Summit 2019
• 09mDemo: RISC-V Instruction Information Parsing and Storage for SAILPaul Clarke · RISC-V Summit North America 2023
• 20mRISC-V Vector Sail Model and Test GenerationXi Wang, Yifei Zhu · RISC-V Forum: Vector & Machine Learning 2021
• 16mAutomatic Test Generation and Verification for RISC-V Vector ExtensionXi Wang, Shenwei Hu · RISC-V Summit 2022
• 18mRGen: A Sail Extension for Generating RISC-V Compiler, Simulator, and Application SupportDerek Tu · RISC-V Summit North America 2023
• 26mArchSem: Reusable Rigorous Semantics of Relaxed ArchitecturesPeter Sewell, Zongyuan Liu, Thibaut Pérami, Thomas Bauereiss, Brian Campbell, Nils Lauermann, Alasdair Armstrong · POPL 2026
• 20mRISC V Software State of the UnionRandy Allen · RISC-V Summit 2019