RISC-V Vector Sail Model and Test Generation

on YouTube ↗20m

" summary

A machine-readable Sail golden model for RISC‑V Vector (RVV) is implemented with configurable vector register widths, read/write helpers, CSR functions and instruction encodings; backbone and instruction phases are complete and verification is ongoing using Spike as the reference. A Python Talon random generator emits assembly via YAML constraints, integrates with RISCOF, and produces test suites; prototype release targets end of September, full RVV test suite by end of October and Talon RVV support within the year, with remaining work on coverage and ambiguous spec behaviors.

AI-written summary · about

" chapters (7)

1. 0:00Introduction
2. 0:13Overview
3. 1:37Vector Register
4. 6:27Instruction Design
5. 7:42Challenges
6. 9:48Talent
7. 14:45Summary

" related talks

• 16mAutomatic Test Generation and Verification for RISC-V Vector ExtensionXi Wang, Shenwei Hu · RISC-V Summit 2022
• 59mTutorial: High Level Sail OverviewBill McSpadden · RISC-V Summit 2022
• 20mSail RISC-V: Status and Future ChallengesAlasdair Armstrong · RISC-V Summit North America 2024
• 02h 49mA Tour of the RISC V ISA Formal SpecificationRishiyur Nikhil · RISC-V Summit 2019
• 18mRGen: A Sail Extension for Generating RISC-V Compiler, Simulator, and Application SupportDerek Tu · RISC-V Summit North America 2023
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 16mImprovements to RISC-V Vector code generation in LLVMAlex Bradbury, Luke Lau · RISC-V Summit Europe 2025
• 20mRISC V Software State of the UnionRandy Allen · RISC-V Summit 2019