Demo: RISC-V Instruction Information Parsing and Storage for SAIL

on YouTube ↗09m

" summary

A Sail backend that parses Sail to JSON extracts per-instruction fields (opcode bits, syntax, description when present), labels which RISC‑V extension each instruction belongs to, and emits a searchable JSON database intended to drive downstream tools; a live web-based ISA reference demonstrates instant filtering by extension and prefix search, shows opcode layouts and syntax, and is usable for simple disassembly. Work runs against Sail 0.16, omits some human-readable annotations that were added manually, and aims for merge into the Sail repo.

AI-written summary · about

" chapters (6)

1. 0:00Introduction and goals
2. 0:46Understanding Sail
3. 2:00Addressing automation gaps
4. 3:52Data extraction methodology
5. 5:28Implementation and progress
6. 7:21Live ISA reference demo

" related talks

• 20mSail RISC-V: Status and Future ChallengesAlasdair Armstrong · RISC-V Summit North America 2024
• 02h 49mA Tour of the RISC V ISA Formal SpecificationRishiyur Nikhil · RISC-V Summit 2019
• 59mTutorial: High Level Sail OverviewBill McSpadden · RISC-V Summit 2022
• 20mRISC-V Vector Sail Model and Test GenerationXi Wang, Yifei Zhu · RISC-V Forum: Vector & Machine Learning 2021
• 36mTowards a Formally-verified Software Toolchain for open ISAsBoris Shingarov · OpenPOWER Summit NA 2020
• 26mArchSem: Reusable Rigorous Semantics of Relaxed ArchitecturesPeter Sewell, Zongyuan Liu, Thibaut Pérami, Thomas Bauereiss, Brian Campbell, Nils Lauermann, Alasdair Armstrong · POPL 2026
• 16mAutomatic Test Generation and Verification for RISC-V Vector ExtensionXi Wang, Shenwei Hu · RISC-V Summit 2022
• 09mSemi-Automated Translation of a Formal ISA Specification to HardwareJonathan Balkind, Ben Hardekopf, Zachary D. Sisco, Timothy Sherwood, Harlan Kringen · PLARCH 2023