Open-Source HW Commercial Adoption: Lessons Learned
summary
CORE-V family is SystemVerilog IP with auditable, pre-silicon functional verification and open-source testbenches that run on Cadence Synopsys and Siemens toolchains; repositories show 1,600 forks, 4,000 stars and verification recipes. Licensing uses Apache + SolderPad license to enable commercial use. Outcomes include 40+ tape-outs for embedded cores and ~40 tape-outs for application cores, hundreds of millions of shipped units claimed, a taped-out microcontroller on GlobalFoundries 22FDX, and vendor-neutral FPGA/AWS F1 bitstreams plus a CI platform.
AI-written summary · about
chapters (8)
- 0:00Introduction and handover
- 1:32Open Hardware overview
- 4:02Industrial adoption journey
- 8:14Permissive license importance
- 11:52Verification and trust
- 13:17Building the ecosystem
- 15:46Vendor-neutral testing platform
- 16:49Q&A and closing remarks
related talks
40mOpen-Source HW Commercial Adoption: Lessons Learned
19mOpen Source Processor IP for High Volume Production SoCs CORE V Family
29mOpen Source Processor IP for High Volume SoCs
18mOpen source chip design: for fun and for profit
01h 05mChallenges and opportunities for Open Source Hardware in academia and industry: Roundtable
10mKeynote: The Open Source Hardware Roadmap
23mRISC-V Adoption in open source implementations, a personal perspective
26mFrom Tapeouts to Products: Why Open-Source Silicon Must Solve Real Problems to Survive