Adoption of ISO 26262 for RISC-V
summary
Claim: RISC-V cores give better PPA—lower power, smaller area, higher compute density—than comparable ARM designs, and Imagination states it already ships ASIL-B certified GPU IP and is converting a Catapult-based RV M2200 CPU IP into a safety-compliant CPU. Practical hurdles are exhaustive documentation, traceability, tool confidence levels, scarce ISO 26262 expertise, unstable backward compatibility as the ISA evolves, and the need to define baselines and impact analyses for every ISA or microarchitectural change.
AI-written summary · about
chapters (12)
- 0:00Introduction
- 3:25Credibility
- 6:14What is ISO
- 6:43RISCV Strengths
- 9:16RISCV ratification process
- 10:10RISCV challenges
- 12:05FUSA definition
- 13:07ISO 26262 process documentation
- 13:43ISO 26262 parts
- 14:46Challenges
- 16:00Key Considerations
- 17:58Conclusion
related talks
12mRetargeting a legacy ISA CPU core to the RISC-V architecture
53mWhat’s the Reality of RISC-V in Automotive?
21mRISC-V and Functional Safety
19mRISC V ISA & Foundation Overview
11mKeynote: Shaping the Future of Automotive Computing with RISC-V
15mRISC-V Custom Instructions for Automotive Control and DSP Algorithms Compliant with ISO 26262
02mRISC-V
01h 01mThe Genius of RISC-V Microprocessors