Demo: Secure and Open Source RISC-V Based Flight Computer

on YouTube ↗10m

" summary

TII builds an open-source RISC-V flight computer called Al Saqr that combines a host CPU, a parallel programmable AI accelerator for on-board perception, and a security subsystem extended from OpenTitan root of trust. The silicon implements IO MMU, PMU support, extra instructions to mitigate Spectre/Meltdown, a secure mailbox, PUFs, logic locking for supply-chain control, and a hypervisor hosting three isolated OSes; first silicon sits in the lab and is about to tape out. Novel tooling includes LLMs for spec analysis that already flag issues.

AI-written summary · about

" chapters (7)

1. 0:00Introduction and background
2. 1:04Flight computer system overview
3. 2:26Security threats and mitigations
4. 3:32Alsocar SOC platform details
5. 5:45Zero trust research approach
6. 7:31Emerging security technologies
7. 9:38Future research and collaboration

" related talks

• 16mRISC-V Based Secure Flight Computer SystemShreekant Thakkar · RISC-V Forum: Security 2021
• 45mThe Future of Security is in Open SiliconJoel Wittenauer · Linux Security Summit North America 2018
• 10mZero Trust Hardware Design for Embedded SystemsFlorian Caullery · RISC-V at embedded world 2024
• 12mRISC V A New Zero Trust Model for Cyber Resilient AvionicsKevin Kinsella · RISC-V Summit 2019
• 04mTII interview at RISC-V Summit North America 2022Shreekant Thakkar · RISC-V Summit 2022
• 19mOpen-Source Commercial-Grade RISC-V IOMMU with VerificationManuel Sánchez Rodríguez, Saad Waheed · RISC-V Summit North America 2024
• 19mAn Open Source Approach to System SecurityHelena Handschuh · RISC-V Summit 2019
• 17mDeveloping a RISC-V Automotive Safety IslandPeter Lewin · RISC-V Summit Europe 2023