Demo: Ashling’s Vitra-XS Debug & Trace Probe for Embedded Development with Support for RISC-V Target Architectures
Talkat RISC-V Summit North America 2023 · on Tuesday, 2023-11-07· at 13:15· Expo Hall - Exhibit Hall A - Demo Theater·
summary
Vitra-XS is a hardware debug and trace probe paired with the RiscFree SDK that captures non‑intrusive off‑chip traces (E‑Trace, N‑Trace, SiFive Insight and other standards) via a 38‑pin interface supporting up to 16‑bit data and adapters, stores data in an onboard circular buffer for "infinite" streaming to host disk, and handles heterogeneous multicore debugging. The GUI shows classic Trace view, sortable function profiling and a zoomable function time flow graph, and a natural‑language TraceLM interface that auto‑summarizes hotspots and coverage.
AI-written summary · about
chapters (9)
- 0:00Intro
- 0:45Products Services
- 2:07RiskFree SDK
- 5:55Features
- 6:43Classic Trace View
- 7:18Function Profiling
- 7:56Function Time Flow Graph
- 8:42Code Coverage Summary
- 9:30Trace LM
related talks
09mDemo: Accelerate RISC-V Development with Tessent UltraSight-V
11mHeterogeneous Multicore Debugging of RISC-V Cores in Complex Chips
11mDemo: Heterogeneous Multicore Debugging of RISC-V Cores in Complex Chips
02h 00mAdvanced Debug and Trace Tools for RISC-V Architectures
16mEfficient debug and trace of RISC-V systems: a hardware/software co-design approach
14mRISC-V Debugging: Custom ISA Extensions, Multicore, DTM Variants
04mSiemens Interview
12mJ-Link – Professional Debug Probe Now Available For RISC V