Leveraging the RISC-V Efficient Trace (E-Trace) Standard

on YouTube ↗18m

" summary

Siemens leads the RISC‑V E-Trace standard which defines an on‑die encoder and off‑chip decoder for branch and optional data trace; hardware implementations hit about 0.1 bits per instruction baseline. Optional modes — notably implicit return (about 36% average bits savings, up to 98% on some benchmarks) and simple branch prediction (≈6% average, up to ~40%) — reduce bandwidth by ~40% overall on mbench. A cycle‑accurate trace mode is proposed and a standards‑compliant encoder is delivered and working.

AI-written summary · about

" chapters (7)

1. 0:00Introduction to trace
2. 0:50Why use trace
3. 3:42Trace implementation basics
4. 6:13The E-Trace standard
5. 8:14Standard features and options
6. 10:18Efficiency enhancement options
7. 13:42Performance results and summary

" related talks

• 10mLeveraging the RISC-V Efficient Trace (E-Trace) StandardDevan Sharma · RISC-V at embedded world 2024
• 36mRISC V Tracing What is DifferentNino Vidovic · emBO++ 2023
• 16mEfficient debug and trace of RISC-V systems: a hardware/software co-design approachOana Alexandra Lazar, Henrique Mendes, Angelo Maldonado-Liu · RISC-V Summit Europe 2025
• 19mRatified N-Trace Specifications - an OverviewRobert Chyla, Jay Gamoneda · RISC-V Summit North America 2024
• 04mSiemens InterviewRISC-V at embedded world 2024
• 14mRISC-V Debugging: Custom ISA Extensions, Multicore, DTM VariantsMarkus Götzle · 8th RISC-V Workshop Barcelona 2018
• 11mSimulate, trace, and evaluate a RISC-V system leveraging very long vectorsPablo Vizcaino · RISC-V Summit Europe 2024
• 02h 00mAdvanced Debug and Trace Tools for RISC-V ArchitecturesMaurizio Menegotto · RISC-V Summit Europe 2026 Developer Workshops