Demo: Imperas/OVP RISC-V Models: Not Your Grandparents’ ISS
Talkat RISC-V Summit North America 2023 · on Wednesday, 2023-11-08· at 11:00· Expo Hall - Exhibit Hall A - Demo Theater·
summary
Imperas provides OVP Fast Processor Models as configurable RISC-V ISSes with ~250 parameters, source-available models and a proprietary engine, available as OVPsim (free on GitHub), OVPsim+ (free with tracing) and commercial models that plug into Imperas DV. Use cases include a 16-core heterogeneous simulation for automotive AI inference, Dolphin adding ~300 custom DSP instructions verified with functional coverage, and RTL/emulator co-simulation where the ISS runs lockstep as a golden reference model.
AI-written summary · about
related talks
11mGetting Started with the Free ISS for the OpenHW CORE-V IP Roadmap
17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...
11mGetting Started with RISC-V Custom Instructions
13mIntroduction to RISC-V Processor Verification
16mIntroduction to RISC-V Processor Verification
03mImperas
10mImperasFPM Fast Processor Models
23mOpen Source Verification Platform for RISC V Processors