Demo: RISC-V 64 Bit Debug and Trace
Talkat RISC-V Summit North America 2023 · on Tuesday, 2023-11-07· at 16:00· Expo Hall - Exhibit Hall A - Demo Theater·
summary
Demo shows Lauterbach tools: X50 debugger, PowerTrace III and PowerTrace Serial collecting RISC‑V 64‑bit Nexus/Tessent trace with planned N‑Trace/E‑Trace support once ratified. Software uses trace‑list and chart views on a FreeRTOS trace to timestamp events, revealing a recurring timer with exact 1 ms intervals but occasional 1 millisecond jitter up to ~1.1 ms and sporadic missed ticks; mixed RISC‑V/ARM systems are supported via CoreSight/TPIU and cores can be time‑correlated with a common timestamp.
AI-written summary · about
chapters (4)
- 0:00Introduction and overview
- 0:34Debug and trace solutions
- 6:16Software analysis and demo
- 9:14Statistical analysis and Q&A
related talks
02h 00mAdvanced Debug and Trace Tools for RISC-V Architectures
11mDemo: Heterogeneous Multicore Debugging of RISC-V Cores in Complex Chips
14mRISC-V Debugging: Custom ISA Extensions, Multicore, DTM Variants
11mHeterogeneous Multicore Debugging of RISC-V Cores in Complex Chips
21mVisualizing and Recording the true Runtime Behavior of a RISC V based App
09mDemo: Accelerate RISC-V Development with Tessent UltraSight-V
36mRISC V Tracing What is Different
16mEfficient debug and trace of RISC-V systems: a hardware/software co-design approach