RISC-V Custom Instructions for Automotive Control and DSP Algorithms Compliant with ISO 26262
summary
Claim: Codasip and Bosch demonstrate a bounded customization flow that keeps ISO 26262 compliance while adding RISC‑V custom instructions via Codasip Studio to an L110 processor. The tool generates RTL and LLVM support, enforces sandbox rules, and supplies formal checks; safety hooks include timeout gates, protocol checkers and X‑propagation analysis. Implementations show large performance gains with small area cost for FIR and binary‑sqrt kernels, but limited benefit for a lookup‑table field‑oriented controller.
AI-written summary · about
chapters (4)
- 0:00Introduction and motivation
- 4:40Bounded customization approach
- 10:36Case study and results
- 14:09Conclusion and outlook
related talks
01h 10mWhy RISC-V Through ISA Customization Demonstration
19mAdoption of ISO 26262 for RISC-V
13mDemo: RISC-V as an Enabler of Heterogeneous Compute
21mRISC-V and Functional Safety
11mGetting Started with RISC-V Custom Instructions
11mKeynote: Shaping the Future of Automotive Computing with RISC-V
13mDesign for Differentiation: Architecture Licenses in RISC-V
16mAutomotive Solution Empowered by RISC-V Based Security and Functional Safety Module