Nuclei: Full-Spectrum RISC-V IP & Automated SoC Design from Months to Hours

on YouTube ↗18m

" summary

Company claims an industrial flow that automates SoC composition from months to hours using a GUI Subsystem Architect where designers drag CPUs, buses, SRAM and peripherals, auto-generate clocks, addresses, DMA matrices and validation, then submit a build. Server returns a package with produces production-ready RTL, testbench, SDC and SDK via FTP; progress and history are tracked. IP lineup spans tiny MCUs to out-of-order app cores including RV23-compliant high-performance CPU and ASIL‑D automotive cores, with ~350 customers and configurable decoder widths.

AI-written summary · about

" chapters (5)

1. 0:00Introduction to Nuclei
2. 1:31Company history and growth
3. 4:45RISC-V IP product portfolio
4. 9:06Automated SoC design tools
5. 16:23Summary and conclusion

" related talks

• 45mProcessor IP ShowcaseKevin Chen, Rick O'Connor, Drew Barbier, Gajinder Panesar, Karel Masarik, Arjun Menon, Anand Joshi · RISC-V Summit 2019
• 20mRISC V and Chips Alliance Address new Compute RequirementsZvonimir Z Bandić, Dejan Vucinic · RISC-V Summit 2019
• 13mA CPU is Only as Good as its Ecosystem: Turning RISC-V CPUs into Systems with FuseSoC-Olof Kindgren · Spring 2022 RISC-V Week — RISC-V International Day
• 12mRISC-V Compatible Processor IP by SyntacoreJohn Hartley · Spring 2022 RISC-V Week — RISC-V International Day
• 18mOpen Source computer architecture research at the BSCGuillem Cabo · ORConf 2019
• 15mKeynote: From Hardware Innovation to a Thriving RISC-V EcosystemJing Yang · RISC-V Summit North America 2025
• 16mChipIN Centre: Accelerating India’s Journey in RISC-VAneesh Raveendran, Venkata Reddy K · RISC-V Summit North America 2025
• 19mFrom an Open-Source ISA to Open-Source HW to Open-Source SiliconLuca Bertaccini · Latch-Up 2024