ChipIN Centre: Accelerating India’s Journey in RISC-V

on YouTube ↗16m

" summary

ChipIN Centre provides centralized access to Synopsys, Cadence, Siemens/KeySight and other industry EDA suites, FPGA prototyping (Xilinx/AMD boards), Param Utkarsh supercomputing and MPW services tied to SCL for fabrication, plus packaging and post‑silicon bring‑up. 130+ RISC‑V SoCs enabled across embedded, IoT, security and AV use cases; quarterly MPW shuttles scaling 20→38 designs and a target of 100 student RISC‑V tapeouts in 3 years with on‑board FPGA proofs of concept and tracked 4,400 support tickets.

AI-written summary · about

" chapters (6)

1. 0:00Introduction to ChipIN
2. 0:51ChipIN center infrastructure
3. 9:58Grand challenges and support
4. 11:36Academic tapeout programs
5. 12:49Empowering the ecosystem
6. 13:43Q&A and concluding remarks

" related talks

• 18mNuclei: Full-Spectrum RISC-V IP & Automated SoC Design from Months to HoursBob Hu · RISC-V Summit Europe 2026
• 11mDriving SoC Innovation with Synopsys RISC-V SolutionsRich Collins · RISC-V Summit Europe 2024
• 17mIntel Investment to Help Deliver a Thriving RISC-V EcosystemGary Martz · Spring 2022 RISC-V Week — RISC-V International Day
• 45mProcessor IP ShowcaseKevin Chen, Rick O'Connor, Drew Barbier, Gajinder Panesar, Karel Masarik, Arjun Menon, Anand Joshi · RISC-V Summit 2019
• 14mRISC-V Spotlight: RISC-V: Everyone WinsPatrick Little · RISC-V Summit 2022
• 43mChips Alliance ProjectZvonimir Z Bandić · ORConf 2019
• 20mRISC V and Chips Alliance Address new Compute RequirementsZvonimir Z Bandić, Dejan Vucinic · RISC-V Summit 2019
• 22mChipathon: Democratizing IC Design - A Global Open-Source Silicon ChallengeMehdi Saligane · Latch-Up 2026