Keynote: From Hardware Innovation to a Thriving RISC-V Ecosystem
summary
Alibaba reports concrete milestones: C910 open sourced with 80+ papers citing it and 20+ commercial IPs built on it, a TH1520 board family running Linux/AOSP used in laptops, carriers, and cloud edge boxes, and a first RISC‑V CPU over 2 GHz. A fully compatible C930 server core meets RISC‑V RV64G and SBI standards and is paired with Encore 3.7 and Fabric for out‑of‑box platforms. A flex C series DSA flow claims up to 10x application speedups from two alpha customers.
AI-written summary · about
chapters (12)
- 0:00Introduction to RISC-V ecosystem
- 1:05Open sourcing C910 impact
- 2:35Developer boards and projects
- 3:40Carrier infrastructure savings
- 4:44Cloud-edge gaming demo
- 5:50Customer requirements for C910
- 7:18C930 server-class core launch
- 8:21C930 integration with cloud platforms
- 9:45Supercomputing benchmark progress
- 10:30Flex C series for acceleration
- 12:15Roadmap for embedded and real-time
- 13:20Wuen Alliance ecosystem collaboration
related talks
09mKeynote: RISC-V Challenges & Opportunities
20mKeynote: The First Decade of RISC-V: A Worldwide Phenomenon
15mKeynote: Co-Designing Software and Hardware: Pillars of Advancing RISC-V for Application Success
20mKeynote: Making RISC-V Real, Fast!
17mKeynote: RISC-V: Unleashing the Next Phase of SoC Innovation
43mOpen Hardware: Skyrocketing Momentum & Global Adoption from Embedded to Enterprise
45mProcessor IP Showcase
14mRISC-V Spotlight: RISC-V: Everyone Wins