Tiling Support in the SiFive AI/ML Software Stack for RISC-V Vector-Matrix Extension (VME)

on YouTube ↗15m

" summary

SiFive adds multi-tile matmul support to its IREE-based AI/ML stack that targets the RISC-V Vector-Matrix Extension (VME). VME uses an outer-product tile register state and exposes runtime M/N/K knobs so tiling fits varied bitwidths and batch sizes; K can pack 1–4. The new path implements multi-tile (4x) matmul that computes four tiles together, reorders loops to make K the outer loop, and reduces memory bandwidth on SiFive Intelligence XM matrix engines with surrounding X300 cores, yielding higher arithmetic density and reuse.

AI-written summary · about

" chapters (7)

1. 0:00Introduction to talk
2. 0:41VME and tiling basics
3. 3:10Tiling implementation details
4. 5:44SiFive AI/ML software stack
5. 7:09ERIE compiler framework
6. 8:36Multi-tile support benefits
7. 10:24Summary and Q&A

" related talks

• 22mAdvancing AI Computing With Optimized Matrix Multiplication Techniques With RISC-V CPUChun-Nan Ke, Heng-Kuan Lee · RISC-V Summit North America 2023
• 22mMatrix Extensions for RISC-VDelivering on the PromisePhilipp Tomsich · RISC-V Summit Europe 2026
• 23mSiFive Intelligence & VCIXKrste Asanovic · RISC-V Summit 2022
• 16mSiFive Vector Processor PortfolioAndrew Frame · embedded world 2022
• 12mDemo: Boosting AI on Semidynamics RISC-V Cores with Custom Tensor InstructionsJosé María Arnau · RISC-V Summit North America 2023
• 20mBoosting AI on Semidynamics RISC-V Cores with Custom Tensor Instr...Roger Espasa, José María Arnau · RISC-V Summit North America 2023
• 13mSiFive Intelligence X280Drew Barbier · embedded world 2022
• 19mRISC-V: Changing the Way AI/ML Accelerators and Computing Infrastructure Are BuiltDavid Chen · RISC-V Summit North America 2024