Unleashing ML Processing Power Through RISC-V Vectors: Applications, Implementation and...

on YouTube ↗13m

" summary

RISC-V Vector means big state and tricky verification: 32 vector registers, 7 CSRs and ~200 instructions and algorithmic scaling where VLmax scales across architectures so the same code handles 16 elements on VL=128 or 256 elements on VL=2048. Implementation forces SIMD lanes, mask-as-register duality, and load/store coherency headaches. Verification uses a graph-based cover-point generation that expands dimensions into paths and drives constrained stimulus and memories. An assembly test case runs with two software threads plus one hardware thread and emits pass/fail logs.

AI-written summary · about

" chapters (9)

1. 0:00Introduction to RISC-V vectors
2. 1:02Why SIMD matters for ML
3. 2:04RISC-V vector basics
4. 3:27Algorithmic scalability in vectors
5. 4:11Vector load/store complexities
6. 7:20Verification challenges with vectors
7. 8:44Implementation features overview
8. 10:53Coverage-driven verification approach
9. 11:57Example test case demonstration

" related talks

• 34mRISC V Vector Extension ProposalRoger Espasa · 7th RISC-V Workshop 2017
• 13mKeynote: Taking RISC-V Intelligence EverywhereCharlie Su · RISC-V Summit North America 2023
• 01h 45mPorting SIMD to RISC-V Vectors | Corrected AudioDaniel Thompson · RISC-V Summit Europe 2026 Developer Workshops
• 01h 45mPorting SIMD to RISC-V VectorsDaniel Thompson · RISC-V Summit Europe 2026 Developer Workshops
• 11mSimulate, trace, and evaluate a RISC-V system leveraging very long vectorsPablo Vizcaino · RISC-V Summit Europe 2024
• 10mLightning Talk: Software Development for ML and RISC-V Vector Acceler...Simon Davidmann, Lee Moore · RISC-V Forum: Vector & Machine Learning 2021
• 12mDemo: Boosting AI on Semidynamics RISC-V Cores with Custom Tensor InstructionsJosé María Arnau · RISC-V Summit North America 2023
• 10mAvoiding Amdahl's Law RISC-V Architecture Exploration for AI & ML ComputeSimon Davidmann · RISC-V Summit 2019