Verifying Out-Of-Order RISC-V Vector Extension With Open Source Tools

on YouTube ↗16m

" summary

An open-source verification stack verifies an out-of-order RVV 1.0 implementation (plus BF16, bitmanip, crypto and dot product extensions) by combining Riescue C/D generated stimuli, a forked riscv_dv for updated RVV 1.0 opcodes, and rv_tester cosimulation that compares RTL to Whisper ISS at every instruction boundary. The flow finds bugs in complex micro‑sequences (crossing ROB boundaries, vlen=0 with nonzero vstart, element faults), exercises RCC-style memory consistency for multi-core (2–8 cores per cluster) designs, produces functional coverage, and successfully verifies a high‑performance OOO core.

AI-written summary · about

" chapters (8)

1. 0:00Introduction and methodology
2. 1:00Verification phases
3. 2:39Design architecture overview
4. 4:39Directed test framework
5. 7:14Compliance testing
6. 9:24Randomized testing
7. 10:36Simulation and testbench
8. 12:40Coverage and conclusions

" related talks

• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022
• 24mRISC V Processor Verification based on Open source FrameworkLee Moore, Richard Ho · RISC-V Summit 2019
• 23mOpen Source Verification Platform for RISC V ProcessorsTao Liu, Richard Ho · RISC-V Summit 2019
• 24mVerifying All the Flexibility of RISC-V within SoC DV Test PlansSimon Davidmann, Lee Moore · RISC-V Global Forum 2020
• 15mThe RISC-V Verification Ecosystem with Open Standards and Commercial ToolsJon Taylor · RISC-V Summit Europe 2023
• 23mThe Continuum of RISC-V Compliance and Verification TestingSimon Davidmann, Allen Baum · RISC-V Summit 2022
• 47mTutorial: Choosing Appropriate Verification Techniques for Desired RISC...Aimee Sutton, Lee Moore · RISC-V Summit 2022
• 10mDemo: Introduction to RISC-V Verification with the Open Standard RVVI (RISC-V Verifi...Aimee Sutton · RISC-V Summit 2022