~/talk

Networking-Native RISC-V Processor for Datacenter

Talkat RISC-V Summit North America 2025 · 2025-10-22..10-23· [networking]
links:none on file
slides:none on file

A RISC‑V I8500 core is built for line‑rate packet work: RVB23 with SV39/SV48, big‑endian execution, an in‑order three‑issue pipeline and 4‑way SMT that lets one core plus threading double packet throughput versus a Cortex‑A53 in the authors’ Ethernet routing benchmark. DMA delivers headers into local scratchpad with a 3‑cycle header load, an IOCU provides coherent accelerator attachment, and cluster configurations show over 5x scaling moving to six cores with four threads each. Atlas Explorer virtual platform supports the performance modeling.

AI-written summary · about

  1. 0:00Introduction to data centers
  2. 1:57Data processing units
  3. 2:58MIPS i8500 architecture
  4. 5:35Hardware multi-threading
  5. 7:57Performance benchmarks
  6. 11:09Use cases and data flow
  7. 16:01Simulation and conclusion
~/search
type to search 6,249 conferences, 138,987 speakers and 185,172 talks
~/help
cmdctrl k
search every conference, speaker and series
/
focus the filter search
h
home
c
conferences
s
speakers
e
series
t
light / dark — the status bar button does the same
?
this help
esc
close this, then clear every filter — or just the search, while you are typing in it

Ignored while you are typing. Pages without a filter rail have no search to focus.