Keynote: Reimagining the Future of High Performance Computing Catalysed by RISC-V
summary
HPC adoption of RISC-V shows concrete wins: a next-generation 64-core SG2042 family closes the gap with Skylake-class performance; Caliggo ships the first posits hardware accelerator for numeric experiments; Wave-style Wormhole cards run N-body and FFT workloads at about 3.5x energy efficiency versus Xeon Platinum and up to 2x speedups in astrophysics codes. Work remains on compilers, cluster management, high-performance networking and vendor tooling, but production-ready accelerator boards and CUDA porting are driving real application ports.
AI-written summary · about
chapters (9)
- 0:00Introduction to HPC challenges
- 1:03Impact of simulation in science
- 2:29Why RISC-V matters for HPC
- 3:31Progress in RISC-V for HPC
- 5:20Software ecosystem for RISC-V
- 7:04Accelerators and RISC-V flexibility
- 9:08Energy efficiency with RISC-V accelerators
- 10:31Gap analysis in RISC-V ecosystem
- 13:20Call to action for HPC community
related talks
40mKeynote Panel: The Future of High Perfor...
13mKeynote: Taking RISC-V Intelligence Everywhere
22mKeynote: RISC-V at NVIDIA: One Architecture, Dozens of Applications, Billions of Processors
30mRISC-V: Enabling Open Physical AI
45mThe Benefits of Building New AI Accelerators with RISC-V
22mKeynote: A64FX: Power efficient design for HPC and AI
09mKeynote: RISC-V - A User's Perspective
09mLightning Talk: RISC-V and AI: How an Open-Standards ISA Underpins Portability f...