Avoiding Amdahl's Law RISC-V Architecture Exploration for AI & ML Compute
summary
Imperas builds configurable virtual platforms that simulate RISC-V systems and run full software stacks a year before silicon. The demo runs almost a billion instructions, models a RISC-V vector engine, and evaluates a 150+ core ML array whose test suite takes about two hours at 500M ops. The simulator supports heterogeneous RISC-V/ARM platforms, provides multi-core debugging and performance traces, and runs roughly an order of magnitude slower than native x86 while still enabling architecture choices.
AI-written summary · about
chapters (3)
related talks
10mLightning Talk: Software Development for ML and RISC-V Vector Acceler...
19mAccelerating Edge AI with the Help of RISC-V
13mKeynote: Taking RISC-V Intelligence Everywhere
13mUnleashing ML Processing Power Through RISC-V Vectors: Applications, Implementation and...
30mRISC-V: Enabling Open Physical AI
22mAdvancing AI Computing With Optimized Matrix Multiplication Techniques With RISC-V CPU
45mThe Benefits of Building New AI Accelerators with RISC-V
11mSimulate, trace, and evaluate a RISC-V system leveraging very long vectors
