State of the Union
summary
Project begins in 2010; a 64‑bit core tapes out in 28nm FD‑SOI 2011 tape-out and Rocket Chip ships by 2012, the Foundation forms in 2015, NVIDIA picks RISC‑V for GPU controllers in 2016 and SiFive ships the FE310 microcontroller the same year, Western Digital commits in 2017. The formal spec moves to SAIL formal spec with compliance tests, the vector extension targets a mid‑2020 freeze, governance adds task groups and a CTO role, and an analyst report forecasts 62 billion RISC‑V cores in five years.
AI-written summary · about
chapters (22)
- 0:00Intro
- 2:14RISC-V Timeline
- 4:33What's Different about RISC-V?
- 5:20RISC-V Ecosystem
- 7:24Why is RISC-V so popular?
- 12:20Fragmentation versus Diversity
- 13:29How we structure RISC-V standards
- 14:33ISA modules Linux 2017 Linux 2020
- 18:51How is RISC-V Avoiding Fragmentation?
- 22:00Special Interest Groups
- 23:03Standards Process
- 25:08R4 Foundation Board of Directors' Award 2019
- 26:13"B" Bit-Manipulation Extension
- 26:32"V" Vector Extension
- 28:17Fast Interrupts "CLIC" Task Group
- 28:42Privileged Architecture 1.12
- 30:50Discovery Mechanism
- 31:09Embedded ABI
- 31:36Floating-Point Updates, New TG
- 32:06New Priv-Arch TG Proposals
- 32:22Call for Standards Participation
- 33:04Summary
related talks
24mKEYNOTE: RISC-V: Enabling a New Era of Open Data-Centric Computing Architectures
20mKeynote: RISC-V State of the Union
13mKeynote: Accelerating Innovation with RISC-V: Past, Present and Future
43mRISC-V CPU Project in Western Digital
01h 01mThe Genius of the RISC-V Microprocessor
17mRISC-V is Ready for Powering the Era of Intelligent General Computing
47mKeynote Panel: Chiplets in the RISC-V Ecosystem
17mThe Real Challenge for RISC-V Vector Processors
