KEYNOTE: RISC-V: Enabling a New Era of Open Data-Centric Computing Architectures
summary
Western Digital commits its storage business to RISC‑V and builds a first SoC around an RV32IMC core (2‑way superscalar, nine‑stage pipeline) intended as a NAND flash controller for consumer SSDs, targeting tape‑out in a couple months. The company cites custody of ~50% of world data, shipping about a billion CPU cores a year, chooses 28 nm for the initial part, and emphasizes innovation outside the core (custom buses, IP, error‑correction engines). Implementation is underway; results are pending the tape‑out.
AI-written summary · about
chapters (17)
- 0:00Introduction and event context
- 1:05Western Digital’s RISC-V commitment
- 3:54Data value and fast vs big data
- 6:02Western Digital as data custodian
- 7:25Limitations of general-purpose CPUs
- 9:34Why RISC-V for data-centric computing
- 10:56First RISC-V implementation in flash controllers
- 12:19Flexibility and innovation with RISC-V
- 13:44RISC-V for embedded and enterprise
- 15:31RISC-V in edge and big data analytics
- 16:36Building RISC-V ecosystem momentum
- 18:22Security and edge analytics with RISC-V
- 19:24Advantages of open RISC-V architecture
- 20:27Industry and academic support for RISC-V
- 21:10Western Digital’s RISC-V roadmap
- 22:32Call to innovate with open architecture
- 22:54Q&A on RISC-V implementations
related talks
43mRISC-V CPU Project in Western Digital
36mState of the Union
13mKeynote: Accelerating Innovation with RISC-V: Past, Present and Future
20mKeynote: RISC-V State of the Union
17mRISC-V is Ready for Powering the Era of Intelligent General Computing
01h 01mThe Genius of the RISC-V Microprocessor
21mVentana’s Second Generation RISC-V Processor for Data Center and Other High Performance Applications
17mThe Real Challenge for RISC-V Vector Processors
