Architecture Exploration of RISC-V Processor and Comparison with ARM Cortex A53 and A72

on YouTube ↗24m

" summary

Presents an architecture exploration of a RISC‑V processor and compares its performance and design characteristics with ARM Cortex‑A53 and Cortex‑A72. Covers concrete metrics and architectural differences used for that comparison, as presented by Karthikeyan Sugymaran and Tom Jose at the RISC‑V Workshop Chennai 2018.

AI-written summary · about

" chapters (13)

1. 0:00Start
2. 0:13Problem
3. 2:53RISC-V Processor Specs
4. 3:30VisualSim Schematic
5. 5:21Results - Task Latency
6. 5:50Results - Task Set Latency
7. 7:34Results - Average Power Consumption
8. 8:00A53 Specs
9. 9:01Task Set Latency Task Set Latency
10. 9:40Power Consumtion
11. 11:55Read/Write Latencies and Average Power.
12. 13:08Future Development
13. 13:29Conclusion

" related talks

• 21mA Comparative Analysis of RISC-V Architecture Based on the RISC-V SoC DV ExperienceMoonki Jang · RISC-V Summit North America 2023
• 09mExploring RISC-V architectures with VPSim, a virtual prototyping environmentLilia Zaourar · RISC-V Summit Europe 2024
• 01h 01mThe Genius of RISC-V MicroprocessorsErik Engheim · ACCU 2022
• 01h 01mThe Genius of the RISC-V MicroprocessorErik Engheim · NDC TechTown 2021
• 50mInitializing RISC-V A Guided Tour for ARM DevelopersAhmad Fatoum, Rouven Czerwinski · Open Source Summit + Embedded Linux Conference + OSPOCon 2021
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 19mAdoption of ISO 26262 for RISC-VRavindranath Munnan · RISC-V Summit North America 2023
• 15mRISC-V processor IP product lineAlexander Kozlov · embedded world 2023