Exploring RISC-V architectures with VPSim, a virtual prototyping environment

on YouTube ↗09m

" summary

VPSim is a CEA List virtual-prototyping environment that claims a practical accuracy vs. speed compromise and now ships open source. It assembles Arm and RISC‑V CPU models, NoC, multi‑level memories, SystemC/TLM and FMI bridges, and a Python platform builder. A recent automotive study compares a quad‑core Arm v8, a RISC‑V core, and a RISC‑V accelerator, reporting instruction counts and L1/L2/L3 and NoC counters for each configuration. Roadmap includes chiplet awareness and photonic interconnect exploration.

AI-written summary · about

" related talks

• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 13mEarly RISC-V Software Verification with SIM-VLukas Jünger · embedded world 2023
• 21mA Comparative Analysis of RISC-V Architecture Based on the RISC-V SoC DV ExperienceMoonki Jang · RISC-V Summit North America 2023
• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022
• 10mRISC-V Virtual Platforms for Early RISC-V Embedded Software DevelopmentKevin McDermott, Lee Moore, Hugh O’Keeffe · 8th RISC-V Workshop Barcelona 2018
• 16mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2023
• 11mGetting Started with RISC-V Custom InstructionsJon Taylor · embedded world 2023
• 20mEarly performance estimation using virtual prototypes and open-source SWRocco Jonack · ORConf 2023