Enhancements to SiFive’s Essential product line
summary
Gen 4 updates to SiFive Essentials deliver concrete changes: eight distinct CPUs from 32-bit E2 to 64-bit U7 with configurable pipelines (E2 two/three stage, U6 single‑issue eight stage, U7 dual‑issue ~50% performance increase over U6), memory-system speedups (L1/L2 and code‑density wins), updated ISA features including RV A22 profile plus hypervisor and RO‑guard, new power‑management and power‑gating modes, coherency and core‑local ports for integration, and market traction of over two billion devices shipped across 350+ design wins.
AI-written summary · about
related talks
29mAccelerating the RISC-V Revolution: Unleashing Custom Silicon with Revolutionary Design Platforms
03mSiFive
10mSiFive Development Tools
15mRISC-V processor IP product line
13mSiFive Intelligence X280
16mSiFive Vector Processor Portfolio
07mEmbedded Executive LIVE
10mIntroducing the Highest Performance RISC-V Development B...