End-to-end flow to automatically generate and integrate RISC-V ISA extensions
summary
An end-to-end flow takes a CDSL high-level description and uses HLS → RTL to generate an ISA extension RTL, wraps it with a lightweight uis6 interface and integrates it into existing cores. A custom square‑root extension is generated, intrinsic stubs are emitted, and the extended cores—CVA5, Ora, Pico rv32—are built and co‑simulated against a reference C implementation; the test vector comparison passes with no crashes, showing a working acceleration path.
AI-written summary · about
related talks
13mDemo: RISC-V as an Enabler of Heterogeneous Compute
11mFast Virtual Platforms for Custom RISC-V Processors
01h 10mWhy RISC-V Through ISA Customization Demonstration
11mGetting Started with RISC-V Custom Instructions
02h 49mA Tour of the RISC V ISA Formal Specification
14mExtending RISC-V with SCAIE-V
11mDemo: More Than Point Tools: RISC-V Solutions
14mKeynote: Solving the Conundrum of Custom Instructions