Fast Virtual Platforms for Custom RISC-V Processors

on YouTube ↗11m

" summary

Claim: an end-to-end flow turns a single CODAL description into RTL, an LLVM-aware SDK, and a Sim5 plugin for MachineWare virtual platforms so teams can run full-system software months before silicon. Demo: a custom RISC‑V instruction that encodes a number and emits GPIO signals to drive a 7‑segment display, compiled by the generated toolchain and executed on a Free OS image inside the virtual platform — it runs and shows the GPIO updates live.

AI-written summary · about

" chapters (6)

1. 0:00Introduction and presenters
2. 1:08Why custom RISC-V processors
3. 3:15Need for virtual prototypes
4. 5:25Virtual platform demo setup
5. 7:10Live demo execution
6. 10:21Summary and Q&A invitation

" related talks

• 10mRISC-V Virtual Platforms for Early RISC-V Embedded Software DevelopmentKevin McDermott, Lee Moore, Hugh O’Keeffe · 8th RISC-V Workshop Barcelona 2018
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 11mRunning Quake on RISC V with Virtual PlatformsKevin McDermott · embedded world 2022
• 13mEarly RISC-V Software Verification with SIM-VLukas Jünger · embedded world 2023
• 13mDemo: RISC-V as an Enabler of Heterogeneous ComputeZdenek Prikryl · RISC-V Summit North America 2023
• 11mGetting Started with RISC-V Custom InstructionsJon Taylor · embedded world 2023
• 11mDemo: Accelerating SW Development and Validation of RISC-V Based DesignsKamal Desai · RISC-V Summit North America 2023
• 13mDesign for Differentiation: Architecture Licenses in RISC-VFilip Benna · embedded world 2022