The Future of Embedded Security with RISC-V
summary
A RISC-V based secure element is described that embeds countermeasures against side‑channel attacks inside the CPU, uses isolated encrypted memory with ECC, and exposes a tiny controlled I/O surface. Two product families target turnkey low‑assurance use and high‑assurance use certified to E5+ certification levels. It implements LMS‑based secure boot and supports 32,000 updates signed in the field, offers hardened AES/crypto blocks, and comes with lab certification, OS porting and provisioning services to establish a secure enclave root of trust.
AI-written summary · about
related talks
18mCPU Security in the Context of RISC-V
17mA First Secure RISC-V Common Criteria Certified Root of Trust
45mThe Future of Security is in Open Silicon
13mRISC-V: Securing the Future of Open Source Computing
13mUsing RISC V As a Security Processor For DARPA CHIPS And Commercial IoT
16mKeynote: RISC-V Security - Current Initiatives and Future Trends
23mRISC V Enclaves A Clean Slate Approach To Linux Security
19mAn Open Source Approach to System Security