Andes High Value RISC-V Processors and Their Application
summary
Andes presents concrete CPU IP updates: an TSMC 7nm test chip and evaluation board built around an AX45MP + NX27 RVV at 2.2 GHz running OpenSUSE, demonstrating software porting works; roadmap adds 8→16-cluster AX45MPV with RVV VL up to 2K and eight-stage pipelines. Product line includes out-of-order AX65 (claimed 2.6 GHz, ~8.25 SPECint) and upcoming AX66/AX67 with RVAv23/24 features, hypervisor and coherence, plus ISO26262 automotive-grade certified parts for embedded and AI applications.
AI-written summary · about
chapters (9)
- 0:00Introduction to Andes RISC-V
- 1:52RISC-V for AI and ML
- 4:00Vector Processors for AI
- 5:30MPV Series Roadmap
- 6:17Application Processor Series
- 8:28A66 and A67 Processors
- 9:56Andes RISC-V Roadmap
- 10:16Demo Board Overview
- 11:18Poster Sessions Overview
related talks
24mAndes RISC-V Processors for Control and Data Paths
14mRISC-V Grows Up and Goes Big!
16mLinux-Ready-RV GC AndesCore with Architecture Extensions
20mExpanding the RISC-V Horizon and Beyond
02mRISC-V Welcome
20mCould RISC-V Become a Force in HPC?
15mRISC-V processor IP product line
18mRISC-V Performance Delivered
