Andes RISC-V Processors for Control and Data Paths
summary
Andes V5 lineup targets both control and data paths with concrete results: over 5 billion shipped SoCs, 200+ licensees and ~17,000 NDS IDE installs; 25/27/45 series cover single/dual-issue control cores while tiny N22 serves microcontrollers. RVP SIMD gives rv32p average 1.8x (max 5.2x) and rv64p 2.5x (max 11x) on DSP kernels; RVV nx27v shows up to ~70x on CNN kernels, 57x on 32×32×32 multiply, and runs nx27v 1 GHz at 7nm in 0.3 mm² VPU area. ACE custom extension automates RTL and toolchain generation.
AI-written summary · about
chapters (16)
- 0:00Intro
- 0:59Andes Technology Corporation
- 2:09Andes V5 Processor Lineup
- 4:33V5 Adoptions: From MCU to Datacenters
- 5:39Control Path and Data Path Not just inside a CPU, but combinations of HW and SW Examples
- 7:23Processor Usage in SoC Architecture
- 8:25V5 Support for Control Path
- 11:38RVP (Packed SIMD/DSP) Extension Efficient and low-power SIMD/DSP ISA based on XRF. E.g.
- 13:43RVP vs. Other ISA
- 14:54RW (Vector) Ext. and Andes NX27V
- 16:34RV Tools and Performance
- 18:31An NX27V Floorplan
- 19:30Andes Custom Extension (ACE)
- 21:17Advanced Processor Usage in SoC
- 22:27Support for Soc Construction
- 23:18Summary
related talks
20mRISC-V Spotlight: Expanding the RISC-V Horizon and Beyond
12mAndes High Value RISC-V Processors and Their Application
14mRISC-V Grows Up and Goes Big!
17mRISC-V is Ready for Powering the Era of Intelligent General Computing
13mKeynote: Taking RISC-V Intelligence Everywhere
20mExpanding the RISC-V Horizon and Beyond
16mLinux-Ready-RV GC AndesCore with Architecture Extensions
02mRISC-V Welcome