Vector Compliance Testing for RISC-V
summary
NSITEXE applies the Imperas reference model Imperas riscvOVPsim plus the Directed Compliance Test Generator to produce a vector Compliance Test Suite configured for a specific DL-1000 vector setup; generated tests reach roughly 95%+ functional instruction coverage overall (fixed-point subset ~93%) and expose two specification-interpretation bugs in the DL-1000 implementation, enabling confirmation of conformance to the RISC‑V v0.8 vector spec for the tested configuration.
AI-written summary · about
chapters (10)
- 0:00Introduction and welcome
- 0:23RISC-V architecture and value
- 6:54Nsitex vision and products
- 7:15DFP architecture overview
- 13:16Vector compliance testing need
- 13:59Emperor’s vector test suite
- 20:27Test results and findings
- 21:31Emperor’s compliance efforts
- 23:36Summary and future plans
- 24:40Q&A and closing
related talks
16mAutomatic Test Generation and Verification for RISC-V Vector Extension
17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...
21mThe New Verification Ecosystem that Supports RISC-V Verification fo...
20mRISC-V Vector Sail Model and Test Generation
11mDemo: More Than Point Tools: RISC-V Solutions
18mRISC-V Spotlight: Improving RISC-V Quality with Verification Standards and Advanc...
14mKeynote: Solving the Conundrum of Custom Instructions
09mBreaking the RISC-V Processor Customization Barrier with Formal Verification
