Keynote: State of the Union

on YouTube ↗23m

" summary

RISC‑V claims rapid industry adoption in five years and now manages the ISA spec, golden model and compliance tests while supporting both open and commercial cores; there are more commercial IP providers than any other ISA in history. Design specifics that enabled software ports include native 4 KB page size, little‑endian choice, and a weak memory model with TSO extension. Ongoing engineering priorities: finish verticals, add cache maintenance ops, evaluate a double‑word CAS, and keep frozen base modules to preserve stability and compatibility.

AI-written summary · about

" chapters (9)

1. 0:00Welcome and introductions
2. 1:05Risk-V project overview
3. 2:47Ecosystem and architecture
4. 5:34Evolution of project goals
5. 6:58Founding goals and non-goals
6. 9:07Foundation and industry impact
7. 11:51Current community priorities
8. 14:11Modern software-driven goals
9. 17:52Strategy for future success

" related talks

• 20mIs RISC-V HPC? RISC-V is HPC!John Davis · RISC-V Summit 2022
• 22mAn Open and Coherent Memory Centric Architecture Enabled by RISC VDejan Vucinic · RISC-V Summit 2019
• 17mRISC-V SoC Coherency: Dealing with Unique RISC-V Coherency IssuesAdnan Hamid · RISC-V Summit 2022
• 21mThe Future of Mission Critical Edge Compute Is RISC-VDavid Levy · RISC-V Summit North America 2024
• 31mUnshackling Memory!Martin Fink · RISC-V Summit 2019
• 23mBreaking the limits of x86Daniel J Blueman · FOSSASIA Summit 2017
• 30mIntegrating Gen-Z in Server-Class RISC-V ProcessorsMohan Parthasarathy · RISC-V Workshop Chennai 2018
• 36mKeynote: State of the CephalopodSamuel Just, Josh Durgin, Yaarit Hatuka, Zac Dover, Radoslaw Zarzynski · Cephalocon 2023