Riscof - A Risc-V Compliance Framework and More
summary
Riscof is an open-source Python+YAML compliance framework that wires together RISC-V config (YAML device specs and validation), a human-readable CGF coverage format (6,000+ cover points for 37 instructions in <1,000 lines), an extractor (Isaac) that parses Spike/Sail traces into HTML/YAML coverage, and a constraint-based CTG test generator that makes 35 RV32I tests in <3.5 minutes (randomized runs ~15s). It produces signatures, compares DUT vs reference, and packages as PyPI modules under permissive licenses.
AI-written summary · about
chapters (9)
- 0:00Intro
- 1:36Goal of RISCOF?
- 2:50Components of RISCOF
- 4:26RISCV-CONFIG
- 7:20CGF: Coverage Group Format
- 10:26RISCV-ISAC: ISA Coverage Extraction Tool
- 12:49RISCV-CTG: Compliance Test Generator
- 15:39Test Format Requirements
- 17:34RISCOF: RISC-V Compliance Framework
related talks
24mRISC V Processor Verification based on Open source Framework
01h 19mTutorial: Running the Architectural Compatibility Tests on your Model: Th...
53mRISC-V Architectural Certification Tests Early Adoption Workshop
15mThe RISC-V Verification Ecosystem with Open Standards and Commercial Tools
25mRISC-V System-level Certification from Verification Foundations
23mOpen Source Verification Platform for RISC V Processors
16mAutomatic Test Generation and Verification for RISC-V Vector Extension
16mAutomated Certification and Benchmarking for RISC-V Architectures
