The Future of Mission Critical Edge Compute Is RISC-V

on YouTube ↗21m

" summary

Mission-critical edge needs high-throughput MPUs with time-and-space partitioning, fault isolation, and redundancy; RISC-V delivers WorldGuard isolation (up to 32 worlds), MMU/physical memory protection, hypervisor support and dual-core lockstep for fault tolerance. Vector extensions boost parallel AI/ML throughput—claimed up to 144% performance improvement versus scalar loops—and are dynamically resizable. Microchip ships a new 64-bit MPU line, PIC64HX, targeting space (radiation and longevity), aviation dissimilar-redundancy, and industrial TSN and post-quantum readiness.

AI-written summary · about

" chapters (7)

1. 0:00Introduction and agenda
2. 0:21Defining mission-critical
3. 0:53Target markets and use cases
4. 12:43Multicore flexibility
5. 14:30Isolation and AI performance
6. 19:25Microchip product portfolio
7. 20:25Conclusion

" related talks

• 12mKeynote: 100G Intelligent Edge Innovation with RISC-V (The Future is Now)Bruce Weyer · RISC-V Summit North America 2023
• 15mKeynote: Securing the Final Frontier: RISC-V® in Space and Critical InfrastructureTed Speers · RISC-V Summit North America 2025
• 15mRISC-V processor IP product lineAlexander Kozlov · embedded world 2023
• 19mAccelerating Edge AI with the Help of RISC-VFlorian Zaruba · RISC-V Summit North America 2023
• 24mRISC-V FutureWatch: Introducing a New Software-defined Silicon Capability to the RIS...Mark Lippett · RISC-V Summit 2022
• 22mAdvancing AI Computing With Optimized Matrix Multiplication Techniques With RISC-V CPUChun-Nan Ke, Heng-Kuan Lee · RISC-V Summit North America 2023
• 15mRISC-V CPUs for the New Era of Heterogeneous ComputingSrinivas Kantheti · embedded world 2023
• 18mRISC-V Performance DeliveredRabin Sugumar · RISC-V Summit North America 2025