RISC-V FutureWatch: Introducing a New Software-defined Silicon Capability to the RIS...
summary
XMOS announces a fourth-generation xcore (vx4a) that is RISC‑V compatible, keeps the tiled design with tiles of eight hardware threads, and targets embedded systems with AI, DSP, and I/O in software rather than fixed logic. Claims include real-time software-driven control with single-digit nanosecond determinism, microcontroller-class efficiency up to 800 MHz, C/GCC/GDB toolchain support, and customer wins that replace six chips with one to cut time‑to‑market and BOM cost.
AI-written summary · about
chapters (7)
- 0:00Company overview
- 1:46The IoT design challenge
- 6:04Flexible computing platforms
- 7:54Technology and performance
- 13:11Customer applications
- 15:36RISC-V announcement
- 17:59Q&A session
related talks
02mRISC-V Welcome
18mRISC-V Performance Delivered
15mRISC-V processor IP product line
14mRISC-V Grows Up and Goes Big!
43mRISC-V CPU Project in Western Digital
13mRISC-V: Reaching New Orbits in Space Computing
17mKeynote: Racing to Adoption: From Momentum to Mainstream with RISC-V
22mKeynote: Unlocking Innovation with RISC-V and Qualcomm