IoT True Wireless Stereo Applications Shine with RISC-V and HiFi DSP
summary
Claims that RISC-V plus Cadence HiFi DSP yield lower-cost, battery-optimized TWS SoCs with concrete architectures: examples show a 4-stage RISC-V AP and smaller RISC-V baseband controller plus HiFi One for always-on tasks and HiFi 4/5 for ML noise cancellation. Cites LC3 codec support, Bluetooth LE Audio dual-mode transition, over 155 HiFi licensees and 1.5 billion devices shipped annually. Provides toolchain and partner integrations for Bluetooth stacks and codec/voice front ends, and shows core allocation that saves power while enabling ANC and keyword spotting.
AI-written summary · about
chapters (8)
- 0:00Introduction to TWS with RISC-V
- 2:35TWS market growth and features
- 4:28Audio processing in TWS earbuds
- 6:34RISC-V and Hi-Fi DSP platforms
- 8:22Low-power TWS architecture options
- 9:49Hi-Fi DSP core comparison
- 10:54Silicon Audio ecosystem and partners
- 12:00Q&A and discussion
related talks
22mKeynote: Unlocking Innovation with RISC-V and Qualcomm
11mA RISC V ISA Extension for Ultra Low Power IoT Wireless Signal Processing
13mWhy RISC-V is Inevitable
12mKeynote: 100G Intelligent Edge Innovation with RISC-V (The Future is Now)
30mFrom Eyewear to Silicon: RISC-V for Low-Power AI in Next-Generation Smart Glasses
15mRISC-V processor IP product line
02h 18mRISC-V 101
17mDesigning Next Generation 5G Wireless Infrastructure Using RISC-V
