Building a Global CORE-V Cores Ecosystem
summary
OpenHW publishes RTL, UVM testbenches and coverage reports on GitHub and claims industrial-grade verification using SystemVerilog, UVM and formal methods; the CVA6 and CVA5 families exist (CVA6 active, CVA5 FPGA-focused with little recent activity), the CV32E40P is production-ready and the Core5 MCU tapeout is scheduled this quarter with an embedded QuickLogic FPGA and an Eclipse-based Core5 IDE that demos cloud-connected temperature telemetry. Open Hardware Accelerate funds up to $22.5M and a vector co-processor Core5VEC wraps the CVA6.
AI-written summary · about
chapters (7)
- 0:00Start
- 3:52Technical Working Group (TWG)
- 5:09Cores Task Group
- 5:40CORE-V Cores Roadmap
- 7:32Verification Task Group
- 8:58CORE V3 Gen UVM Test Bench
- 11:38HW Task Group
related talks
16mOpenHW industrial grade, open source RISC-V Cores for EVERYONE
40mOpen-Source HW Commercial Adoption: Lessons Learned
28mFree and Open Source Hardware to enable RISC-V IoT Applications With
29mOpen Source Processor IP for High Volume SoCs
33mCORE-V CVA6, an open-source RISC-V application core supported by the EU
13mOpenHW CORE-V MCU DevKit for Cloud Connected IoT
32mIntel Pathfinder for RISC-V & OpenHW CORE-V CVA6 Open-Source Core
01h 06mEclipse RISC-V Embedded Ecosystem – OpenHW, Eclipse ThreadX and IoT Innovation