Open Standard Software Acceleration for RISC-V
summary
Codeplay demonstrates an iterative path: start with a Click minimal compute library (≈5k lines) to run plain C kernels compiled by a vanilla clang RISC‑V backend, then layer Codeplay’s DDK to expose OpenCL 3.0 and SYCL. Implementation runs on an Intel Pathfinder FPGA with an Andes RISC‑V core using OpenOCD over JTAG; largest app is Conway’s Game of Life. It takes a few weeks to get functional, it works end‑to‑end, but throughput is low until further compiler/runtime integration and memory optimizations.
AI-written summary · about
chapters (15)
- 0:00Introduction
- 0:30Risk 5 accelerators
- 1:13Mature standards
- 2:25Driver Development Kit
- 6:48Integrated Compiler
- 7:18Compiler Code
- 8:04Requirements
- 8:46Tech
- 11:10Case Study
- 12:24Kernel Execution
- 13:13Compiler Integration
- 14:25Implementation Diagram
- 14:54Demonstration
- 15:58Lessons Learned
- 18:29Questions
related talks
13mKeynote: Mobilizing the Open Source Software Ecosystem for RISC-V
25mRISC-V ecosystem update
20mKeynote: Making RISC-V Real, Fast!
17mAccelerating RISC-V Innovation with openMPACT Tools from Google
41mRISC-V and Open Source Hardware BoF
43mOpen Hardware: Skyrocketing Momentum & Global Adoption from Embedded to Enterprise
19mChallenges in Open-source RISC-V Implementations: Differentiation & Customization
54mCombat complexity - build your own open OS and hardware