HW-SW Co-development for RISC-V Based Secure ML Systems with the Sparro...
summary
Sparrow builds a low‑power RISC‑V ambient ML platform using Renode for full-system, pre‑silicon co‑development and targets OpenTitan roots of trust including the OpenTitan bignum accelerator (added as a custom peripheral with stack registers). The stack runs seL4 + Rust for isolated apps across three cores (secure, management, ML) and uses RISC‑V Vector v1.0 support plus trace extraction (speedcope/pprof formats) to drive performance tradeoffs; RTL freeze and tape‑out are planned later in 2023.
AI-written summary · about
chapters (12)
- 0:00Introduction to Sparrow
- 1:51What is Sparrow
- 3:15Co-design flow overview
- 6:26Reference design and block diagram
- 8:14Project status and timeline
- 8:34Program updates with Michael
- 9:16Country OS and Rust integration
- 11:04Reload simulation updates
- 14:35Enhancing Renode flexibility
- 15:59Performance tracing in Renode
- 17:46Future plans and releases
- 19:12Q&A session
related talks
21mOpen Sourcing Project Sparrow
10mEnabling Production Program Software Development for RISC-V
18mOpen Source computer architecture research at the BSC
19mAccelerating Edge AI with the Help of RISC-V
23mMaturing the RISC-V Ecosystem: From Technology to Product
40mHands-on TinyML Deployment on RISC-V: Building an Optimized Edge AI Pipeline - Corrected Audio
16mAutomotive Solution Empowered by RISC-V Based Security and Functional Safety Module
11mDriving SoC Innovation with Synopsys RISC-V Solutions