Automotive Solution Empowered by RISC-V Based Security and Functional Safety Module
Talkat RISC-V Summit North America 2024 · on Tuesday, 2024-10-22· at 12:10· Grand Ballroom H (Level 1)·
summary
Nuclei reports two ASIL‑D certified RISC‑V cores (NA900 then NA300), a safety‑aware bus fabric and a newly released RISC‑V HSM, with about 15+ automotive customers and 5–6 HSM adopters. Hardware duplication and SRAM ECC push ASIL‑D area about 2.1×; a taped‑out 40 nm SoC runs three lockstep cores at 300 MHz that split to six. Software STL alone yields roughly 60–65% diagnostic coverage, added controllers push coverage toward up to 80%, and the stack includes secure boot, crypto IP and safety packages.
AI-written summary · about
chapters (8)
- 0:00Introduction and company overview
- 3:35Automotive RISC-V IP portfolio
- 5:27Functional safety mechanisms
- 8:42Hardware and software safety costs
- 10:05Hardware Security Module (HSM)
- 11:11Automotive customer adoption
- 12:40Challenges and ecosystem gaps
- 15:33Conclusion and call to action
related talks
21mRISC-V and Functional Safety
12mDemo: Andes Technology RISC-V Functional Safety Solutions
17mDeveloping a RISC-V Automotive Safety Island
20mThe Challenges in Supporting Multiple Safety Levels in the Same System
53mWhat’s the Reality of RISC-V in Automotive?
20mThe Application of RISC-V Extensions to Automotive Zonal Controllers
11mDriving SoC Innovation with Synopsys RISC-V Solutions
12mA Peek Inside a New RISC-V CPU for Autonomous Vehicles
