Exploring Real-Time Operating System Execution Strategies on Virtual Machines in RISC-V Architecture

on YouTube ↗20m

" summary

Shows a concrete method to let RTOSes that assume Machine mode run inside a RISC‑V hypervisor: virtualize M‑mode instructions, provide virtual CSRs, trap M‑mode exceptions and emulate restricted memory/IO. Prototype patches are implemented in an open V hypervisor and run a FreeRTOS demo with two tasks communicating via a message queue, proving feasibility but exposing measurable overhead from frequent traps. Proposal: add a new VM privilege mode and VM‑mode CSRs to eliminate that runtime cost.

AI-written summary · about

" chapters (11)

1. 0:00Introduction to RTOS on VMs
2. 1:04RISC-V architecture overview
3. 2:30Virtualization vs logical partitioning
4. 3:34Hypervisor extension in RISC-V
5. 5:06Challenges with AROS in S/U modes
6. 7:14Proposed virtualization method
7. 8:17Implementation in Viot hypervisor
8. 9:54Live demonstration
9. 10:37Future work and hardware extensions
10. 12:28Summary and practical use
11. 13:56Q&A session

" related talks

• 21mRISC-V Nested VirtualizationAnup Patel · RISC-V Summit 2022
• 32mDeveloping the RISC-V Hypervisor Extensions in QEMUAlistair Francis · Open Source Summit Europe + Embedded Linux Conference Europe 2019
• 21mDeveloping with FreeRTOS and RISC VRichard Barry · RISC-V Summit 2019
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 11mRunning Quake on RISC V with Virtual PlatformsKevin McDermott · embedded world 2022
• 11mFast Virtual Platforms for Custom RISC-V ProcessorsZdenek Prikryl, Lukas Jünger · RISC-V at embedded world 2024
• 09mExploring RISC-V architectures with VPSim, a virtual prototyping environmentLilia Zaourar · RISC-V Summit Europe 2024
• 13mEarly RISC-V Software Verification with SIM-VLukas Jünger · embedded world 2023