RISC-V ACPI Is Ready for Server Platforms
Talkat RISC-V Summit North America 2024 · on Wednesday, 2024-10-23· at 11:50· Grand Ballroom H (Level 1)·
summary
Three and a half years of specification work delivers a ready stack: ACPI updates land as ACPI 6.6, Linux 6.2 and QEMU 9.1 already carry patches, and EDK2 + OpenSBI integration boots Linux in the demo. New RISC‑V tables include RHCT (ISA/CPU capabilities) and a draft RIMU for IOMMU topology, FFH is ratified for power/FFH registers, SPCR and SRAT/NUMA are updated, LPI and CPPC power control work via SBI calls, and a RAS error‑record path with an OpenSBI agent is implemented.
AI-written summary · about
chapters (8)
- 0:00Introduction to ACPI
- 1:09ACPI fundamentals
- 3:51Enablement milestones
- 6:12Interrupts and CPU discovery
- 8:33Power and performance
- 10:41Advanced platform features
- 13:21RAS architecture
- 15:18Feature parity and conclusion
related talks
15mARBEL™ The Leading Server-Class RISC-V CPU
24mLightweight VMs for serverless and containers
18mALPS: An Adaptive Learning, Priority OS Scheduler for Serverless Functions
14mRethinking Process Snapshots for Near-Warm Serverless Cold Starts
34mFreeBSD bhyve intro
34mInteroperable Hardware Acceleration for Serverless
40mClosing keynote: Using CentOS to create a sustainable IoT development model
20mFirecracker: Lightweight Virtualization for Serverless Applications
