Demo: Enabling Automotive Safety with Andes RISC-V IP

on YouTube ↗09m

" summary

Andes RISC-V IP claims production-ready AAL D certified cores with the d45SE and d23SE released today and an out-of-order application core planned next year, delivered with ECC, watchdog timers, software test libraries and a functional safety manual. AAL D parts use dual lock-step for full random-failure coverage; target AAL D reliability is under 10 failures in 100,000 years. Over 10 customer designs use these cores, about seven are in mass production and two end products have achieved ISO certification; an automotive Hardware Security Module is imminent.

AI-written summary · about

" related talks

• 12mDemo: Andes Technology RISC-V Functional Safety SolutionsMarvin Chao · RISC-V Summit North America 2023
• 21mRISC-V and Functional SafetyFlorian Wohlrab · embedded world 2022
• 17mDeveloping a RISC-V Automotive Safety IslandPeter Lewin · RISC-V Summit Europe 2023
• 15mFuture is Sideways - Not Only Up and RightJohn Min · RISC-V Summit 2022
• 20mExpanding the RISC-V Horizon and BeyondFlorian Wohlrab · embedded world 2023
• 20mThe Challenges in Supporting Multiple Safety Levels in the Same SystemKai Chirca · RISC-V Summit North America 2023
• 53mWhat’s the Reality of RISC-V in Automotive?Charlie Su, Peter Lewin, Travis Lanier, Nitin Dahad, Itai Yarom, Andrew Frame · RISC-V Summit Europe 2023
• 24mAndes RISC-V Processors for Control and Data PathsCharlie Su · RISC-V Global Forum 2020