RISC-V 101
summary
Presentation asserts tens of billions shipped of RISC-V cores and reports 350+ design wins for SiFive, with Android moving to first‑class RISC‑V support (Android 15 target). Shows working hardware: PolarFire S chips with four Linux-capable RISC‑V cores plus FPGA fabric, BeagleV boards, and OpenTitan root‑of‑trust silicon in production. Describes concrete projects and tools — Rise (Linux Foundation) funding upstream ports, RV profiles like RVA 22 profile to avoid fragmentation, and active simulator/compiler ecosystems.
AI-written summary · about
chapters (9)
- 0:00Welcome and agenda
- 5:39What is RISC-V
- 20:13RISC-V ecosystem and growth
- 36:56Why choose RISC-V
- 56:22Navigating the ecosystem
- 1:23:11Make vs. buy decisions
- 1:45:44Software ecosystem overview
- 1:56:30Getting involved
- 2:15:13Closing remarks
related talks
13mWhy RISC-V is Inevitable
19mRISC-V is Here! Innovation and Adoption Driving the Open Compute Future
20mWhy RISC-V is Inevitable
11mRISC-V Spotlight: How RISC-V Speeds the Journey of Innovation
13mKeynote: Accelerating Innovation with RISC-V: Past, Present and Future
20mRISC-V Goes BIG
22mKeynote: Unlocking Innovation with RISC-V and Qualcomm
37mKeynote: RISC-V Launchpad Showcase
