RISC-V CPUs for the New Era of Heterogeneous Computing

on YouTube ↗15m

" summary

MIPS presents a RISC‑V platform built into an Evo core P8700 (out‑of‑order, 16‑stage pipeline, up to 2 GHz) plus the simpler I8500, with a coherency manager, hardware multithreading exposing cores as threads, and cluster scaling (8 cores per cluster, up to 64 clusters — marketed as up to 1024 threads). Targeted use cases: 5G CPE/small cells and DPUs for data centers. Claims: 40–50% thread efficiency, 10% area cost vs full cores, benchmarks up to 75% faster than competitors; Linux and debug tools included; product wins a best‑SoC award.

AI-written summary · about

" chapters (11)

1. 0:00Introduction
2. 1:00What is MIPS
3. 2:18Applications of 5G
4. 4:00How do they work
5. 5:37Data Centers
6. 8:56MIPS Competitive Advantage
7. 10:23Hardware Multithreading
8. 11:16Benchmarks
9. 11:55Multithreading
10. 12:33I 8500
11. 13:24Summary

" related talks

• 28mRISC-V FutureWatch: MIPS - Bringing a New Level of Scalability to RISC-V - MIPS eVoco...Itai Yaromm · RISC-V Summit 2022
• 14mRISC-V Grows Up and Goes Big!John Min · RISC-V Forum: Embedded Technologies 2021
• 18mRISC-V Performance DeliveredRabin Sugumar · RISC-V Summit North America 2025
• 20mCould RISC-V Become a Force in HPC?Niraj Dengale · RISC-V at embedded world 2024
• 17mKeynote: Racing to Adoption: From Momentum to Mainstream with RISC-VBalaji Baktha · RISC-V Summit North America 2023
• 43mRISC-V CPU Project in Western DigitalZvonimir Z Bandić · ORConf 2018
• 21mAdaptable, Scalable and Predictable Computing with a Multi-threaded RISC-V Architectu...Henk Muller · RISC-V Summit 2022
• 37mKeynote: RISC-V Launchpad ShowcaseTiffany Sparks · RISC-V Summit North America 2023