It’s Not About the Core, It’s About the System
summary
Provides a silicon IP suite that adds an orthogonal, non‑intrusive monitoring plane: runtime‑configurable bus monitors, status monitors, trace receivers and a message‑passing fabric with USB/JTAG/XI communicators. Examples show wire‑speed counters (80% no I‑cache misses, 12% one miss, 8% two misses), bandwidth profiling (600 MB/s average with momentary 2 MB bursts), circular‑buffer capture for deadlock and hangs, static instrumentation mailboxes, on‑chip analytics and ML for anomaly detection, and typical area overhead under 1%.
AI-written summary · about
chapters (16)
- 0:00Introduction
- 0:19Outline
- 0:55Understanding Behavior
- 2:17SSD Complexity
- 3:57Key Requirements
- 6:06Company Overview
- 7:40Architectural Overview
- 13:39Tools
- 15:50SOC Example
- 22:46Status Monitors
- 24:03Cross Triggering
- 25:40Instrumented Code
- 27:31OnChip Analytics
- 29:13OnChip Analytics Example
- 32:30Summary
- 33:04Demo
related talks
11mBoost SoC Debug with Smart Monitors and Embedded Software
20mUltraSoC Presentation
30mSoftware architecture for High-end IoT devices
11mHeterogeneous Multicore Debugging of RISC-V Cores in Complex Chips
22mOld School cache coherence-a snooping system for a multicore processor based on CVA6
30mUnleashing Innovation from Core to the Edge
21mBuilding a Global CORE-V Cores Ecosystem
04mSiemens Interview